• Login
    View Item 
    •   etd@IISc
    • Division of Electrical, Electronics, and Computer Science (EECS)
    • Computer Science and Automation (CSA)
    • View Item
    •   etd@IISc
    • Division of Electrical, Electronics, and Computer Science (EECS)
    • Computer Science and Automation (CSA)
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Fair and Efficient Dynamic Memory De-bloating

    Thumbnail
    View/Open
    Thesis full text (828.2Kb)
    Author
    Gangar, Parth
    Metadata
    Show full item record
    Abstract
    The virtual memory abstraction simplifies programming and enhances portability but requires the processor to translate virtual addresses to physical addresses which can be expensive. To speed up the virtual-to-physical address translation, processors store recently used addresses in Translation Lookaside Buffers (TLBs), and further use huge (aka large) pages to reduce TLB misses. For example, the x86 architecture supports 2MB and 1GB huge pages. However, fully harnessing the performance benefits of huge pages requires robust operating system support. For example, huge pages are notorious for creating memory bloat – a phenomenon wherein an application is allocated more physical memory than it needs. This leads to a tradeoff between performance and memory efficiency wherein application performance can be improved at the potential expense of allocating extra physical memory. Ideally, a system should manage this trade-off dynamically depending on the availability of physical memory at runtime. In this thesis, we highlight two major shortcomings of current OS-based solutions in dealing with this tradeoff. First, the majority of the existing systems lack support for dynamic memory de-bloating. This leads to a scenario where either performance is compromised or memory capacity is wasted permanently. Second, even when existing systems support dynamic memory de-bloating, their strategies lead to unnecessary performance slowdown and fairness issues when multiple applications are running concurrently. In this thesis, we address these issues with EMD (Efficient Memory De-bloating). The key insight in EMD is that different regions in an application’s address space exhibit different amounts of memory bloat. Consequently, the tradeoff between memory efficiency and performance varies significantly within a given application e.g., we find that memory bloat is typically concentrated in certain regions of an application address space, and de-bloating such regions leads to minimal performance impact. Hinged on this insight, EMD employs a prioritization scheme for fine-grained, efficient, and fair reclamation of memory bloat. We show that doing this improves performance by up to 69% compared to HawkEye, the state-of-the-art OS-based huge page management system, and nearly eliminates fairness pathologies in current systems.
    URI
    https://etd.iisc.ac.in/handle/2005/6800
    Collections
    • Computer Science and Automation (CSA) [392]

    Related items

    Showing items related by title, author, creator and subject.

    • Some Processing and Mechanical Behavior Related Issues in Ti-Ni Based Shape Memory Alloys 

      Shastry, Vyasa Vikasa (2017-11-30)
      Shape memory alloys (SMAs) exhibit unique combination of structural and functional properties and hence have a variety of current and potential applications. The mechanical behaviour of SMAs, in particular the influence ...
    • Investigations of Phase Change Memory Properties of Selenium Doped GeTe and Ge2Sb2Te5 

      Vinod, E M (2018-04-05)
      GeTe and Ge2Sb2Te5 alloys are potential candidates for non-volatile phase change random access memories (PCRAM). For electrical data storage applications the materials should have stable amorphous and crystalline phases, ...
    • Fully Solution Processed Flash Memory 

      Mondal, Sandip
      The field of advanced solution processed spin-coated electronics has rapidly expanded over the last few decades towards the development of low-cost, large area and low power consumer electronics for the design of ...

    etd@IISc is a joint service of SERC & J R D Tata Memorial (JRDTML) Library || Powered by DSpace software || DuraSpace
    Contact Us | Send Feedback | Thesis Templates
    Theme by 
    Atmire NV
     

     

    Browse

    All of etd@IIScCommunities & CollectionsTitlesAuthorsAdvisorsSubjectsBy Thesis Submission DateThis CollectionTitlesAuthorsAdvisorsSubjectsBy Thesis Submission Date

    My Account

    LoginRegister

    etd@IISc is a joint service of SERC & J R D Tata Memorial (JRDTML) Library || Powered by DSpace software || DuraSpace
    Contact Us | Send Feedback | Thesis Templates
    Theme by 
    Atmire NV