dc.contributor.advisor | Priti, Shankar | |
dc.contributor.author | Srikant, Y N | |
dc.date.accessioned | 2025-10-07T10:52:04Z | |
dc.date.available | 2025-10-07T10:52:04Z | |
dc.date.submitted | 1986 | |
dc.identifier.uri | https://etd.iisc.ac.in/handle/2005/7157 | |
dc.description.abstract | This thesis explores the design of parallel algorithms for the compilation process, using a SIMD (Single Instruction, Multiple Data) shared memory architecture that avoids read/write conflicts. Several phases of compilation are studied, and efficient parallel algorithms are proposed for:
Converting arithmetic infix expressions into syntax trees
Restructuring expressions for parallel evaluation
Generating code for SIMD machines from syntax trees
Parsing a subclass of regular languages (PF(k) parsable languages)
Parsing a subclass of deterministic context-free languages using a new hierarchical specification scheme
Complexity analysis shows that most algorithms achieve a time complexity of O(log² n) using O(n) processors, where n is the length of the input string. An exception is the code generation algorithm, which requires O(n) time. These results demonstrate the feasibility and efficiency of parallel compilation techniques on SIMD architectures. | |
dc.language.iso | en_US | |
dc.relation.ispartofseries | T02357 | |
dc.rights | I grant Indian Institute of Science the right to archive and to make available my thesis or dissertation in whole or in part in all forms of media, now hereafter known. I retain all proprietary rights, such as patent rights. I also retain the right to use in future works (such as articles or books) all or part of this thesis or dissertation | |
dc.subject | SIMD Architecture | |
dc.subject | Syntax Tree Generation | |
dc.subject | Parallel Algorithms | |
dc.title | Parallel algorithms for compilation. | |
dc.type | Thesis | |
dc.degree.level | PhD | |
dc.degree.level | Doctoral | |
dc.degree.grantor | Indian Institute of Science | |
dc.degree.discipline | Engineering | |