Show simple item record

dc.contributor.advisorSarma, I G
dc.contributor.authorAmur, Rekha
dc.date.accessioned2025-10-07T10:52:03Z
dc.date.available2025-10-07T10:52:03Z
dc.date.submitted1982
dc.identifier.urihttps://etd.iisc.ac.in/handle/2005/7155
dc.description.abstractChapter II This chapter discusses the currently available modeling techniques and the studies conducted using these techniques. Chapter III It presents a performance evaluation of Batch and Time-sharing systems. The chapter also includes a discussion on discrete event simulation models and the routines used to represent these models. Chapter IV Introduces new job routing policies using time and queue thresholding techniques. Chapter V Analyzes the performance of a drum storage unit. It has been observed that the paging organization of data performs better than the traditional file system. The SLTF (Shortest-Latency-Time-First) scheduling policy shows a marked improvement over the FIFO (First-In-First-Out) policy. All programs for the models are written in PASCAL and executed on a DEC 10/90 machine. Chapter VI Summarizes the entire work and provides suggestions for further investigation.
dc.language.isoen_US
dc.relation.ispartofseriesT01881
dc.rightsI grant Indian Institute of Science the right to archive and to make available my thesis or dissertation in whole or in part in all forms of media, now hereafter known. I retain all proprietary rights, such as patent rights. I also retain the right to use in future works (such as articles or books) all or part of this thesis or dissertation
dc.subjectPerformance Evaluation
dc.subjectDiscrete Event Simulation
dc.subjectComputer Systems
dc.titlePerformance evaluation of computer systems using discrete event simulation
dc.typeThesis
dc.degree.nameMSc Engg
dc.degree.levelMasters
dc.degree.grantorIndian Institute of Science
dc.degree.disciplineEngineering


Files in this item

This item appears in the following Collection(s)

Show simple item record