Browsing Supercomputer Education and Research Centre (SERC) by Subject "DRAM Bottleneck"
Now showing items 1-1 of 1
-
Efficient Techniques Exploiting Memory Hierarchy to Improve Network Processor Performance
The performance of network processors depends on the architecture of the chip, the network processing application and the workload characteristics. In this thesis, we model the memory hierarchy of a network processor and ...