Browsing Supercomputer Education and Research Centre (SERC) by Subject "Coherence Buffer"
Now showing items 1-1 of 1
-
Extending architectural support for imposing early and local cache coherence in distributed shared-memory multiprocessors
Designing cost-efficient cache coherence protocols has long been pursued in the context of Distributed Shared-memory Multiprocessors (DSM). With increasingly aggressive implementations of DSM systems that use high-performance ...