Browsing Division of Interdisciplinary Research by Subject "Reuse Buffer Management"
Now showing items 1-1 of 1
-
On the effectiveness of exploiting instruction level reuse in superscalar microprocessor : Power-performance prespective
Modern microprocessors exploit Instruction Level Parallelism (ILP) by employing substantial on-chip resources and incorporating microarchitectural features that exploit properties of programs. Among program attributes, ...