Search
Now showing items 1-8 of 8
Ranking from Pairwise Comparisons : The Role of the Pairwise Preference Matrix
(2018-07-05)
Ranking a set of candidates or items from pair-wise comparisons is a fundamental problem that arises in many settings such as elections, recommendation systems, sports team rankings, document rankings and so on. Indeed it ...
A New Algorithm For Linear Tree Pattern Matching
(2012-05-03)
Algorithms For Stochastic Games And Service Systems
(2014-04-23)
This thesis is organized into two parts, one for my main area of research in the field of stochastic games, and the other for my contributions in the area of service systems. We first provide an abstract for my work in ...
Compiler-Assisted Energy Optimization For Clustered VLIW Processors
(2010-04-13)
Clustered architecture processors are preferred for embedded systems because centralized register file architectures scale poorly in terms of clock rate, chip area, and power consumption. Although clustering helps by ...
Simulation Based Algorithms For Markov Decision Process And Stochastic Optimization
(2010-08-06)
In Chapter 2, we propose several two-timescale simulation-based actor-critic algorithms for solution of infinite horizon Markov Decision Processes (MDPs) with finite state-space under the average cost criterion. On the ...
A Low-Complexity Algorithm For Intrusion Detection In A PIR-Based Wireless Sensor Network
(2011-08-25)
This thesis investigates the problem of detecting an intruder in the presence of clutter in a Passive Infra-Red (PIR) based Wireless Sensor Network (WSN). As one of the major objectives in a WSN is to maximize battery life, ...
Fast Algorithms for Max Cut on Geometric Intersection Graphs
In this work, we design fast algorithms for max cut on geometric intersection graphs. In the maximum cut (a.k.a., max cut) problem, the input is an undirected graph, and the goal is to partition the vertex set into two ...
Heterogeneity Aware Shared DRAM Cache for Integrated Heterogeneous Architectures
Integrated Heterogeneous System (IHS) processors pack throughput-oriented GPGPUs along-side latency-oriented CPUs on the same die sharing certain resources, e.g., shared last level cache, network-on-chip (NoC), and the ...