In this work, we present a novel approach to generate functional test sequences for synchronous sequential non scan circuits. The method is applicable when the functional description of the circuit can be obtained in the ...