The primary objective of this thesis is the formulation of a systematic procedure for the conversion of a Programmable Logic Array (PLA) having untestable faults into a corresponding completely testable PLA. In a completely ...