dc.contributor.advisor | Parekhji, Rubin | |
dc.contributor.advisor | Amrutur, Bharadwaj | |
dc.contributor.author | Prasanth, V | |
dc.date.accessioned | 2020-06-04T05:36:16Z | |
dc.date.available | 2020-06-04T05:36:16Z | |
dc.date.submitted | 2020 | |
dc.identifier.uri | https://etd.iisc.ac.in/handle/2005/4431 | |
dc.description.abstract | Integrated Circuits (ICs) are used to realize multitude of real life systems. These real life systems have ICs interacting with physical systems (this combination being referred to as cyber-physical systems or hybrid systems) and many of them are used in safety critical applications. The implications of a fault in any of the constituent components of the system must be analysed and appropriately addressed to mitigate its potentially dangerous after effects. Given the increasing dependence on ICs to meet the functional requirements of safety critical applications, safety analysis of ICs plays an important role in ensuring safety of the application performed by the system. Today, safety analysis of ICs used in such systems is typically done in isolation of the end application and associated physical system due to practical considerations like safety analysis complexity, lack of a proper physical system model, etc. Many cyber-physical systems have an acceptable tolerance determined by the application due to the inertial nature of the physical system, error tolerance capability in closed loop applications, built-in hardware and software functionality, etc. These tolerances can be beneficially employed to reduce the hardware overhead required to implement safety. In this work, we investigate the problem of building affordably robust soft-error resilient systems based upon flip-flop protection. We develop methods to identify the minimal set of critical flip-flops which must be protected in an integrated circuit, keeping in mind the inherent tolerances (resiliency) of the system into which it is incorporated. | en_US |
dc.description.sponsorship | Texas Instruments | en_US |
dc.language.iso | en_US | en_US |
dc.rights | I grant Indian Institute of Science the right to archive and to make available my thesis or dissertation in whole or in part in all forms of media, now hereafter known. I retain all proprietary rights, such as patent rights. I also retain the right to use in future works (such as articles or books) all or part
of this thesis or dissertation | en_US |
dc.subject | Functional Safety | en_US |
dc.subject | ISO26262 | en_US |
dc.subject | Semiconductor | en_US |
dc.subject | Integrated Circuit | en_US |
dc.subject | IEC61508 | en_US |
dc.subject | Cyber-Physical Systems | en_US |
dc.subject.classification | Technology | en_US |
dc.title | Functional Safety Analysis Techniques for Integrated Circuits Used in Cyber-Physical Systems | en_US |
dc.type | Thesis | en_US |
dc.degree.name | PhD | en_US |
dc.degree.level | Doctoral | en_US |
dc.degree.grantor | Indian Institute of Science | en_US |
dc.degree.discipline | Engineering | en_US |