Search
Now showing items 1-1 of 1
Low Power Test Methodology For SoCs : Solutions For Peak Power Minimization
(2013-09-13)
Power dissipated during scan testing is becoming increasingly important for today’s very complex sequential circuits. It is shown that the power dissipated during test mode operation is in general higher than the power ...