• Login
    Browsing Division of Electrical, Electronics, and Computer Science (EECS) by Subject 
    •   etd@IISc
    • Division of Electrical, Electronics, and Computer Science (EECS)
    • Browsing Division of Electrical, Electronics, and Computer Science (EECS) by Subject
    •   etd@IISc
    • Division of Electrical, Electronics, and Computer Science (EECS)
    • Browsing Division of Electrical, Electronics, and Computer Science (EECS) by Subject
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Browsing Division of Electrical, Electronics, and Computer Science (EECS) by Subject "Parallel Processing"

    • 0-9
    • A
    • B
    • C
    • D
    • E
    • F
    • G
    • H
    • I
    • J
    • K
    • L
    • M
    • N
    • O
    • P
    • Q
    • R
    • S
    • T
    • U
    • V
    • W
    • X
    • Y
    • Z

    Sort by:

    Order:

    Results:

    Now showing items 1-5 of 5

    • title
    • xmlui.ArtifactBrowser.ConfigurableBrowse.sort_by.datesubmitted
    • issue date
    • ascending
    • descending
    • 5
    • 10
    • 20
    • 40
    • 60
    • 80
    • 100
      • Automatic Data Partitioning By Hierarchical Genetic Search 

        Shenoy, U Nagaraj (Indian Institute of Science, 2005-12-07)
        The introduction of languages like High Performance Fortran (HPF) which allow the programmer to indicate how the arrays used in the program have to be distributed across the local memories of a multi-computer has not ...
      • Development Of An Application Specific Parallel Processing Real-Time System For MTDC System Control 

        Shyam, V (2012-06-06)
      • Fast And Efficient Submesh Determination In Faulty Tori 

        Pranav, R (2011-09-22)
      • An Optimizing Code Generator for a Class of Lattice-Boltzmann Computations 

        Pananilath, Irshad Muhammed (2018-03-09)
        Lattice-Boltzmann method(LBM), a promising new particle-based simulation technique for complex and multiscale fluid flows, has seen tremendous adoption in recent years in computational fluid dynamics. Even with a ...
      • Spill Code Minimization And Buffer And Code Size Aware Instruction Scheduling Techniques 

        Nagarakatte, Santosh G (2009-05-19)
        Instruction scheduling and Software pipelining are important compilation techniques which reorder instructions in a program to exploit instruction level parallelism. They are essential for enhancing instruction level ...

        etd@IISc is a joint service of SERC & J R D Tata Memorial (JRDTML) Library || Powered by DSpace software || DuraSpace
        Contact Us | Send Feedback | Thesis Templates
        Theme by 
        Atmire NV
         

         

        Browse

        All of etd@IIScCommunities & CollectionsTitlesAuthorsAdvisorsSubjectsBy Thesis Submission DateThis CommunityTitlesAuthorsAdvisorsSubjectsBy Thesis Submission Date

        My Account

        LoginRegister

        etd@IISc is a joint service of SERC & J R D Tata Memorial (JRDTML) Library || Powered by DSpace software || DuraSpace
        Contact Us | Send Feedback | Thesis Templates
        Theme by 
        Atmire NV