Statistical Modeling Of Transistor Mismatch Effects In 100nm CMOS Devices
dc.contributor.advisor | Bhat, Navakanta | |
dc.contributor.author | Srinivasaiah, H C | |
dc.date.accessioned | 2011-05-16T05:05:02Z | |
dc.date.accessioned | 2018-07-31T04:50:54Z | |
dc.date.available | 2011-05-16T05:05:02Z | |
dc.date.available | 2018-07-31T04:50:54Z | |
dc.date.issued | 2011-05-16 | |
dc.date.submitted | 2004 | |
dc.identifier.uri | https://etd.iisc.ac.in/handle/2005/1202 | |
dc.identifier.abstract | http://etd.iisc.ac.in/static/etd/abstracts/1563/G18591-Abs.pdf | en_US |
dc.language.iso | en_US | en_US |
dc.relation.ispartofseries | G18591 | en_US |
dc.subject | Complimentary Metal Oxide Semiconductor Devices | en_US |
dc.subject | CMOS Devices | en_US |
dc.subject | Transistor Mismatch | en_US |
dc.subject.classification | Electronic Engineering | en_US |
dc.title | Statistical Modeling Of Transistor Mismatch Effects In 100nm CMOS Devices | en_US |
dc.type | Thesis | en_US |
dc.degree.name | PhD | en_US |
dc.degree.level | Doctoral | en_US |
dc.degree.discipline | Faculty of Engineering | en_US |