This work presents a fault-tolerant multi-transputer architecture capable of handling single-node failures without interrupting program execution. The system dynamically reconfigures the interconnections among transputers ...