• Login
    Search 
    •   etd@IISc
    • Division of Interdisciplinary Research
    • Supercomputer Education and Research Centre (SERC)
    • Search
    •   etd@IISc
    • Division of Interdisciplinary Research
    • Supercomputer Education and Research Centre (SERC)
    • Search
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Search

    Show Advanced FiltersHide Advanced Filters

    Filters

    Use filters to refine the search results.

    Now showing items 1-2 of 2

    • Sort Options:
    • Relevance
    • Title Asc
    • Title Desc
    • Issue Date Asc
    • Issue Date Desc
    • Results Per Page:
    • 5
    • 10
    • 20
    • 40
    • 60
    • 80
    • 100

    Efficient Fault Tolerance In Chip Multiprocessors Using Critical Value Forwarding 

    Subramanyan, Pramod (2013-09-03)
    Relentless CMOS scaling coupled with lower design tolerances is making ICs increasingly susceptible to transient faults, wear-out related permanent faults and process variations. Decreasing CMOS reliability implies that ...

    Low Overhead Soft Error Mitigation Methodologies 

    Prasanth, V (2018-03-06)
    CMOS technology scaling is bringing new challenges to the designers in the form of new failure modes. The challenges include long term reliability failures and particle strike induced random failures. Studies have shown ...

    etd@IISc is a joint service of SERC & J R D Tata Memorial (JRDTML) Library || Powered by DSpace software || DuraSpace
    Contact Us | Send Feedback | Thesis Templates
    Theme by 
    Atmire NV
     

     

    Browse

    All of etd@IIScCommunities & CollectionsTitlesAuthorsAdvisorsSubjectsBy Thesis Submission DateThis CollectionTitlesAuthorsAdvisorsSubjectsBy Thesis Submission Date

    My Account

    LoginRegister

    Discover

    AuthorPrasanth, V (1)Subramanyan, Pramod (1)Subject
    Computer Science (2)
    Fault Tolerance (2)
    Fault Tolerant Computing (2)
    Transient Faults (2)Chip Multiprocessors (CMPs) (1)CMOS (1)Delayed Capture (1)Delayed Capture Methodology (1)Energy-efficient Architecture (1)Error Control Coding (ECC) (1)... View MoreDate Issued2013 (1)2018 (1)Has File(s)Yes (2)

    etd@IISc is a joint service of SERC & J R D Tata Memorial (JRDTML) Library || Powered by DSpace software || DuraSpace
    Contact Us | Send Feedback | Thesis Templates
    Theme by 
    Atmire NV