• Login
    Search 
    •   etd@IISc
    • Division of Electrical, Electronics, and Computer Science (EECS)
    • Computer Science and Automation (CSA)
    • Search
    •   etd@IISc
    • Division of Electrical, Electronics, and Computer Science (EECS)
    • Computer Science and Automation (CSA)
    • Search
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Search

    Show Advanced FiltersHide Advanced Filters

    Filters

    Use filters to refine the search results.

    Now showing items 11-15 of 15

    • Sort Options:
    • Relevance
    • Title Asc
    • Title Desc
    • Issue Date Asc
    • Issue Date Desc
    • Results Per Page:
    • 5
    • 10
    • 20
    • 40
    • 60
    • 80
    • 100

    A Mechanism Design Approach To Resource Procurement In Computational Grids With Rational Resource Providers 

    Prakash, Hastagiri (2009-07-08)
    A computational grid is a hardware and software infrastructure that provides dependable, consistent, pervasive, and inexpensive access to high-end computational capabilities. In the presence of grid users who are autonomous, ...

    Analysis And Design Of Image And Video Encryption Algorithms 

    Yekkala, Anil Kumar (2009-03-19)
    The rapid growth in multimedia based Internet systems and applications like video telephony, video on demand, network based DVD recorders and IP television has created a substantial need for ...

    Scalable Low Power Issue Queue And Store Queue Design For Superscalar Processors 

    Vivekanandham, Rajesh (2009-03-09)
    A Large instruction window is a key requirement to exploit greater Instruction Level Parallelism in out-of-order superscalar processors. Along with the instruction window size, the size of various other structures including ...

    Superscalar Processor Models Using Statistical Learning 

    Joseph, P J (2009-06-24)
    Processor architectures are becoming increasingly complex and hence architects have to evaluate a large design space consisting of several parameters, each with a number of potential settings. In order to assist in guiding ...

    Integrating A New Cluster Assignment And Scheduling Algorithm Into An Experimental Retargetable Code Generation Framework 

    Vasanta Lakshmi, Kommineni (2009-03-09)
    This thesis presents a new unified algorithm for cluster assignment and acyclic region scheduling in a partitioned architecture, and preliminary results on its integration into an experimental retargetable code generation ...
    • 1
    • 2

    etd@IISc is a joint service of SERC & J R D Tata Memorial (JRDTML) Library || Powered by DSpace software || DuraSpace
    Contact Us | Send Feedback | Thesis Templates
    Theme by 
    Atmire NV
     

     

    Browse

    All of etd@IIScCommunities & CollectionsTitlesAuthorsAdvisorsSubjectsBy Thesis Submission DateThis CollectionTitlesAuthorsAdvisorsSubjectsBy Thesis Submission Date

    My Account

    LoginRegister

    Discover

    AuthorBabu, T Ravindra (1)Bharath Kumar, M (1)Dang, Rajdeep Singh (1)Dharmadeep, M C (1)Joseph, P J (1)Krishnan, K Murali (1)Nagarakatte, Santosh G (1)Prakash, Hastagiri (1)Rao, M V Panduranga (1)Subbian, Karthik (1)... View MoreSubject
    Computer Science (15)
    Data Mining (2)LDPC Codes (2)Adaptive Caching Algorithms (1)Additive White Gaussian Noise (AWGN) (1)Almost Regular High Girth (ARG) Codes (1)Binary Erasure Channel (BEC) (1)Bounds (1)Clustered Shared Disk Systems (1)Code Caching (1)... View MoreDate Issued
    2009 (15)
    Has File(s)
    Yes (15)

    etd@IISc is a joint service of SERC & J R D Tata Memorial (JRDTML) Library || Powered by DSpace software || DuraSpace
    Contact Us | Send Feedback | Thesis Templates
    Theme by 
    Atmire NV